Yuri Panchul

Yuri Panchul

@yuri-panchul
United States
304
Followers
7
Following
31
Public Repos
0
Private Repos

Language Breakdown

Lines of code distribution across 24 owned repositories

86.5M Total LOC
Verilog
78,216,515 lines
90.5%
N/A
SystemVerilog
4,580,023 lines
5.3%
N/A
Shell
1,031,697 lines
1.2%
N/A
Tcl
991,671 lines
1.1%
N/A
C
501,036 lines
0.6%
N/A
Other
1,145,363 lines
1.3%
N/A
I

I-Shaped Developer

I-shaped

Specialist — deep expertise in Verilog

Verilog
SystemVerilog
Shell
Tcl
C

Collaboration Network

Global Impact visualization

LIVE
Yuri Panchul
0 active collaborators

Repos

40

PRs

0

Growth

+18%

Top Collaborators

No collaborator data yet.

Coding Streak

Contribution activity over the past year

1 day
513
Contributions
339
Commits
2
Pull Requests
Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers 304
Kadyer

YerlanDoss

@Kadyer

 InaTix

Marina Tikhomirova

@InaTix

 NeuroMan33rus

NeuroMan33rus

@NeuroMan33rus

 130103amir-design

130103amir-design

@130103amir-design

 thejonathanjin

Jonathan Tuan Tran

@thejonathanjin
View All
Following
7 total
kost-b

kost-b

@kost-b

 anton-malakhov

Anton Malakhov

@anton-malakhov

 samedhi

Stephen Cagle

@samedhi

 drom

Aliaksei Chapyzhenka

@drom

 marsohod4you

marsohod4you

@marsohod4you
View All Network
Synced via GitHub

Top Repositories

basics-graphics-music

FPGA exercise for beginners

174 124
Verilog
systemverilog-homework

SystemVerilog language-oriented exercises

165 160
SystemVerilog
yrv-plus

Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.

28 16
Verilog
2019-examples
10 4
Verilog
schoolRISCV

CPU microarchitecture, step by step

6 0
Makefile
tt08-adder-with-flow-control

Submission for Tiny Tapeout 8 - Verilog HDL Projects. An adder with a separate flow control for each argument and the result.

4 2
SystemVerilog
2017-tomsk-novosibirsk-astana

Verilog examples and other materials for seminars in Tomsk, Novosibirsk and Astana

4 1
Verilog
fpga-soldering-camp
3 0
SystemVerilog
2017-year-end

The set of cleaned-up examples based on 2017 trainings in Kiev, Novosibirsk, Tomsk, Novosibirsk and Astana

3 0
Verilog
2017-kiev

Code examples for the event in Kiev

3 0
Verilog

Open Source Impact

Contributions to external projects

12 merged PRs
verilog-meetup
verilog-meetup/verilog-hackathon-education-kit-manual
6
Contributed to 1 repositories